M13L32321A -6BG2G

DRAM

M13L32321A -6BG2G

If you needs any products, please feel free to contact us. We will answer you as soon as possible. Thank you

pinmap

M13L32321A -6BG2G

z Double-data-rate architecture, two data transfers per clock cycle z Bi-directional data strobe (DQS) z Differential clock inputs (CLK and CLK ) z DLL aligns DQ and DQS transition with CLK transition z Two bank operation z CAS Latency : 2, 2.5, 3 z Burst Type : Sequential and Interleave z Burst Length : 2, 4, 8 z All inputs except data & DM are sampled at the rising edge of the system clock(CLK) z Data I/O transitions on both edges of data strobe (DQS) z DQS is edge-aligned with data for READs; center-aligned with data for WRITEs z Data mask (DM) for write masking only z VDD = 3.3V ? 0.3V, VDDQ = 3.3V ? 0.3V z Auto & Self refresh z 15.6us refresh interval

DATASHEET

■ SALES INFORMATION

  • ORIGINTAIWAN
  • MANUFACTUREESMT
  • STOCK0
  • DATECODE2022
  • DELIVERY [ STOCK ]Out of stock
  • DELIVERY [ NORMAL ]24W

■ PRODUCTS SPECIFICATION

  • MAKERESMT
  • SORTDDR
  • CAPACITY32Mb
  • ORGANIZATION1Mb X 32
  • SUPPLY [ V ]3.3V
  • REFRESH4K
  • SPEED [ Mhz ]166Mhz
  • PACKAGEFBGA-144

■ QUOTATION INQUIRY

If you ask with TGT PRICE, You can have a quick answer.

■ SAMPLE INQUIRY

Please inquire samples you need.

■ WISHLIST & SNS SHARE

Facebook KakaoTalk
문의하기